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Abstract—In this paper a commercial 28-nm FDSOI CMOS
technology is characterized and modeled from room temperature
down to 4.2 K. Here we explain the influence of incomplete
ionization and interface traps on this technology starting from
the fundamental device physics. We then illustrate how these
phenomena can be accounted for in circuit device-models. We find
that the design-oriented simplified EKV model can accurately
predict the impact of the temperature reduction on the transfer
characteristics, back-gate sensitivity, and transconductance effi-
ciency. The presented results aim at extending industry-standard
compact models to cryogenic temperatures for the design of cryo-
CMOS circuits implemented in a 28 nm FDSOI technology.
I. INTRODUCTION
Quantum computing can reshape many fields by providing
the computing power to solve exponentially-growing prob-
lems. To reach this computing power, an important challenge
today is the scale-up to larger qubit numbers [1], [2]. Each ad-
ditional qubit adds to the complexity of the room-temperature
control-equipment, introducing more interconnections, wiring
capacitance and thermal-noise pickup. Implementing the con-
trol equipment in miniaturized cryo-CMOS represents an
interesting solution for scalability and fast qubit-information
processing. Digital, analog and RF circuits are then required to
operate down to deep-cryogenic temperatures. In this context,
silicon-on-insulator technology provides an excellent platform
to create a complete, scalable quantum computing system [3],
[4]. CMOS-compatible spin qubits have been developed in a
FDSOI nanowire technology [5], [6], and can be co-integrated
with the required qubit-control circuits designed in a FDSOI
CMOS process. Increased digital/analog performances down
to 4.2 K have been reported for advanced FDSOI CMOS
technologies [7], [8]. The suitability of the 28 nm node for
qubit-control electronics has been reported in [7]. Furthermore,
the FDSOI back-gate offers a versatile tool to control the
power consumption close to the qubits [7], which may become
essential to keep decoherence at bay in co-integrated quantum-
classical circuits. Due to a strong reduction of the cooling
power at millikelvin temperatures, the control circuits are
envisioned to operate at 4.2 K or higher—and eventually the
qubits as well [2]. However, designing the cryo-CMOS qubit-
control circuits—while meeting a stringent speed-power trade-
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TABLE I
INVESTIGATED DEVICES (28-NM FDSOI CMOS PROCESS)
Symbol Type W/L
l nMOS 1µm / 1µm
s pMOS 1µm / 1µm
t nMOS 1µm / 28 nm
n nMOS 210 nm / 28 nm
u nMOS 80 nm / 28 nm
off—is not an easy task, since cryo-CMOS device models are
currently lacking in circuit-simulators. In order to keep pace
with the rapid qubit-developments, device models remaining
physically accurate down to 4.2 K are urgently required. To
this purpose, important physical phenomena at deep-cryogenic
temperatures, i.e. interface trapping and incomplete ionization,
need to be included. Here, after a brief discussion of the
measurement results down to 4.2 K, the temperature-trends of
the main technological parameters are investigated (Sec. II).
To explain some of these trends, we examine the temperature
dependencies of interface trapping and incomplete ionization
in the device physics of this technology (Sec. III). It will be
evidenced that these phenomena can respectively alter the
slope factor and the threshold voltage. As we will demonstrate,
adjusting the corresponding model parameters in the design-
oriented simplified EKV model, allows to model the DC
cryogenic device-performance down to 4.2 K, including the
effect of the back-gate (Sec. IV). These results pave the way
towards the extension of industry-standard compact models
down to the deep-cryogenic temperature regime [9], [10]. This
will allow to explore optimal cryo-CMOS circuit designs for
multiple applications, in particular qubit-control systems.
II. MEASUREMENTS AND CHARACTERIZATION
The set of devices under investigation, fabricated in a
commercial 28 nm FDSOI CMOS process, is listed in Table I.
Details on the fabrication procedure can be found in [7].
A schematic cross-section of the FDSOI nMOS transistor is
drawn in Fig. 1a. The transfer characteristics were measured
in the linear (VDS = 50 mV) and saturation operational regimes
(VDS = 0.9 V) at different temperatures [7]. The back-gate
voltage (Vback) is swept from −0.9 V to 0.9 V. Figs. 1b-f
show the transfer characteristics in saturation at Vback= 0 V.
The strong improvement of the SS with decreasing tem-
perature is clear for all devices in Fig. 1. However, note
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Fig. 1. a) Schematic cross-section of a nMOS device fabricated in a 28 nm FDSOI CMOS process [7], b)-f) Transfer characteristics measured in saturation
(|VDS | = 0.9 V) with Vback= 0 V, at 300, 210, 160, 110, 77. 36, 10, and 4.2 K for b) nMOS W/L= 1 µm / 1µm, c) nMOS W/L= 1 µm / 28 nm, d) pMOS
W/L= 1 µm / 1µm, e) nMOS W/L= 210 nm / 28 nm, and f) nMOS W/L= 80 nm / 28 nm. The EOT for nMOS is 1.55 nm, and for pMOS 1.7 nm. The
gate-source voltage is increased with a step size of |VGS | = 5 mV. Colors indicate the temperature, and markers the device according to Table I.
that the improvement from 36 K down to 4.2 K is marginal,
especially for the short devices. Based on the measurements
in Fig. 1, the following technological parameters have been
extracted (Fig. 2): the subthreshold swing (SS), slope factor
(n), threshold voltage (Vth), transconductance in linear and
saturation (Gm,lin, Gm,sat), and the on-state current (Ion).
As illustrated in Fig. 2a, for temperatures below ≈ 160 K,
the extracted average SS-values show an increasing offset,
∆SS, from the thermal limit, UT ln 10, with UT , kT/q
the thermal voltage. ∆SS reaches around 10 mV/dec at 4.2 K
for long nMOS, since UT ln 10 predicts ≈ 0.8 mV/dec. The
necessary slope factors to reach such high SS are extracted
in Fig. 2b using n = SS/(UT ln 10). From this figure, a
hyperbolic temperature-dependency of n is evident, which is
not strongly dependent on geometry at cryogenic temperatures.
The data points below 77 K in Fig. 2a cannot be explained
by n0UT ln 10 with a slope-factor n0 limited by 2, according
to n0 = 1 + Cdep/Cox, where Cdep is the depletion capaci-
tance and Cox the oxide capacitance. Moreover, including the
interface-trap capacitance, Cit = qNit, i.e. n0 = 1 + (Cdep +
Cit)/Cox with Nit the density-of-interface-traps per unit area,
would lead to very high extracted values for Nit in the
order of 1013 cm−2 at 4.2 K [11]–[13]. However, it should be
emphasized that in this n0-formula the temperature-dependent
occupation of interface-traps is not taken into account. This
will be further investigated in Sec. III. The shift in threshold
voltage at 4.2 K with respect to room temperature increases
in the order of 0.1−0.3 V (Fig. 2c). Note that the largest Vth-
increase is observed for pMOS, similarly to a 28-nm bulk
process [14]. Furthermore, the maximum Gm,sat and Gm,lin
(Figs.2d-e) improve down to 4.2 K, e.g. respectively × 3.4
(linear) and × 1.8 (saturation) for nMOS W/L= 1 µm / 1µm.
In Fig.2f, Ion is extracted at |VGS | = 1 V. Note that the actual
trend of Ion with temperature is strongly dependent on the
bias and the device-type. At a standard supply-voltage of 1 V,
the on-state current increases with decreasing temperature for
long nMOS (Fig. 1b), while it decreases for pMOS (Fig. 1d).
The drain-induced barrier-lowering (DIBL) is approximately
zero for the long devices. For the short devices, small im-
provements have been extracted down to 4.2 K, but the short-
channel effect remains largely temperature-independent, e.g.
decreasing from 0.07 V/V (300 K) to 0.068 V/V (4.2 K) for
nMOS W/L =80 nm / 28 nm, and from 0.065 V/V (300 K)
to 0.059 V/V (4.2 K) for nMOS W/L =210 nm / 28 nm (ex-
tracted at ID = 10−8 A).
III. DEVICE PHYSICS
The improvements of (SS, Gm,sat, Gm,lin) and the increase
in Vth follow directly from the temperature-scaling of the
Fermi-Dirac distribution function, f(E). As illustrated in
Fig. 3a, at 4.2 K f(E) is almost a step function. Therefore, the
conduction band needs to be bent further downward to create
sufficient overlap with the conduction-band density-of-states
to reach inversion, increasing Vth. Note that the subthreshold
region happens only when EF lies within ≈ 3UT of Ec.
However, as indicated by ∆SS in the previous section, the
turn-on rate predicted in this way is too steep. In what follows,
we investigate the impact of incomplete ionization/freeze-
out and interface trapping to explain this observation. Both
phenomena are modeled by the Fermi-Dirac distribution as
a) b) c)
d) e) f)
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Fig. 2. Technological parameter extraction at 300, 210, 160, 110, 77. 36, 10, and 4.2 K, a) Subthreshold swing, modeled for long-channel devices by
SS = n0UT ln 10 + ∆SS, with ∆SS ∝ Nit [15], [16], b) Slope factor in log-log scale highlighting its hyperbolic temperature dependency, c) Threshold-
voltage shift with respect to 300 K, d)-e) Maximum transconductances in saturation and linear regions of operation, normalized to 300 K, f) On-state current
normalized to 300 K. Colors indicate the temperature, and markers the device according to Table I.
well, i.e. respectively f(EA) (for p-type doping) and f(Et),
where EA and Et are the acceptor and trap energy levels.
This is qualitatively shown in Fig.3a. In case the Si-channel
(Fig. 1a) is truly undoped, incomplete ionization should not
be considered. However, if there is a certain background
doping, e.g. p-type NA = 1015 cm−3, these impurities can
be frozen out in the flatband condition at 4.2 K. As shown
in Fig.3a, the calculated EF -position for low-doped channel
at 4.2 K lies under EA, leading to freeze-out (f(EA)  1).
Nonetheless, these impurities will become quickly ionized
due to field-assisted ionization [17], when EA bends under
EF near the surface of the front-gate. In the subthreshold
region, when EF ≈ Ec − 3UT , complete ionization can be
assumed. Therefore, incomplete ionization cannot lead to the
subthreshold-swing degradation observed in the previous sec-
tion. Note, however, that for non-zero doping concentrations
incomplete ionization can yield a small change in the threshold
voltage, due to a modification of the charge-neutrality and
the resulting EF -position [16]. Fig. 3a highlights that the
temperature-dependency of interface-trap occupation, f(Et),
may influence the turn-on rate of the device down to 4.2 K.
Similarly to the derivation for bulk MOSFET presented in [16],
by including f(Et) the temperature dependency of n ∝ 1/UT
can be derived for the front-gate in FDSOI as well. This
gives SS = n(T )UT ln 10 = n0UT ln 10 + ∆SS, where
n0 is the slope factor without interface traps, and ∆SS the
subthreshold-swing offset as observed in the previous section.
∆SS is given by (qNit/Cox) ln 10
[
gt/(1 + gt)
2
]
with Nit the
density-of-interface-traps and gt the trap degeneracy factor.
Note that in this model, Nit does not become multiplied
with UT , resulting in reasonable extracted values for Nit at
4.2 K (≈ 1011-1012 cm−2) lower than [12], [13]. The ∆SS-
offset starts to increase below ≈ 160 K since the subthreshold
region happens when EF lies closer to Ec, where Nit is
observed to be higher already at 300 K (Fig. 3a). From this
section, we conclude that interface trapping strongly degrades
the SS through the hyperbolic temperature-dependency of n,
and incomplete ionization slightly alters the Vth-increase for
non-zero doping concentrations. These two parameters, n and
Vth, can be modified accordingly in design-oriented models
to predict deep-cryogenic operation. In the next section we
demonstrate this relying on the simplified EKV model.
IV. DESIGN-ORIENTED MODELING
The design-oriented simplified EKV model is described
in detail in [18]. The suitability of this model for FDSOI
processes has been assessed at room temperature [19]. Using
this model, the effects of the temperature reduction down to
4.2 K on the transfer characteristics, the back-gate sensitivity,
and the transconductance efficiency are modeled. The model
accurately predicts the transfer characteristics down to 4.2 K
for long (Figs. 3b-c) and short devices (Fig.3d). The strong
increase in the n model parameter at 4.2 K accounts for
the interface-trapping phenomenon. The VT0 model parameter
captures the change in the threshold voltage due to Fermi-
Dirac scaling and incomplete ionization. Note that the used
values for n and VT0 correspond to the extracted values in
Fig. 2b and 2c. Furthermore, as illustrated in Fig. 3e, changing
the VT0 model parameter allows to capture the effect of the
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Fig. 3. Band diagram along the y-direction in Fig. 1a. The position of the Fermi-level, EF , is calculated at 4.2 K in the case of undoped and low-doped
channel, including incomplete ionization and bandgap widening at 4.2 K. The simulated Fermi-Dirac distribution at 4.2 K is plotted for both cases. The
temperature-dependent occupation of the interface traps, f(Et), can degrade the subthreshold swing. Due to band bending of EA under EF at the front-gate,
frozen-out impurities under the surface become completely ionized (f(EA) = 1), long before subthreshold is reached (EF ≈ Ec−3UT ) due to field-assisted
ionization. b)-e) Simplified EKV (solid lines) for b) nMOS W/L= 1 µm / 1µm, c) pMOS W/L= 1 µm / 1µm, and d) nMOS W/L= 1 µm / 28 nm at 300,
77, and 4.2 K (markers) for Vback=0 V. The model parameters, n, VT0 (threshold voltage), Ispec (specific-current-per-square), and Lsat (saturation length),
are shown. e) Back-gate sensitivity at 4.2 K modeled with simplified EKV. The model is shown for Vback=−0.9 V and 0.9 V with solid lines. Markers and
dashed lines indicate measurements at 4.2 K, f) Normalized transconductance efficiency versus the inversion coefficient, IC, at 300 and 4.2 K.
back-gate also at 4.2 K [19]. A small adjustment of the slope
factor is necessary as well, to account for the change in SS in-
duced by the back-gate. Fig.3f verifies that the Gm/ID design-
methodology remains valid for a 28 nm FDSOI technology
down to 4.2 K. The normalized transconductance efficiency,
GmnUT /ID, is plotted versus the inversion coefficient IC ,
ID,sat/Ispec, with Ispec = IspecW/L = 2(W/L)nµCoxU2T .
The specific-current-per-square, Ispec, decreases over one
order of magnitude from room temperature down to 4.2 K. For
the short-channel device, the additional Lsat-parameter, which
denotes the length of the channel in full velocity saturation,
decreases down to 4.2 K due to a reduced phonon scattering.
V. CONCLUSION
In this work, the DC operation of a 28 nm FDSOI tech-
nology is modeled down to 4.2 K by means of the simplified
EKV model. A study of the device physics is first performed
including the temperature dependencies of interface trapping
and incomplete ionization. We find that the Fermi-Dirac
temperature dependency of interface-trap occupation explains
the large degradation of the subthreshold swing at 4.2 K. In
case impurities are present, freeze-out is of minor importance
for device operation thanks to field-assisted ionization. These
results bring us one step closer to the realization of large-scale
silicon-based quantum computing systems.
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